← Back to CoursesElectronics: Advanced

Neuroanatomy Explorer

Drag to rotate · scroll to zoom · click regions to explore

View
Loading 3D model…

Click a region
to explore it

Memory Deck

Flip each card and rate whether you knew it. Your score is saved.

Term
Definition

Deck complete — score saved.

Match the Pairs

Match each term to its definition. Finish the board to earn your score.

All matched — score saved.

Concept Constellation

Every key idea in this course, mapped as an explorable 3D constellation. Drag to rotate, scroll to zoom, click a node.

Click a node to read its definition.

Mixed-Signal Electronics and Data Conversion

Manual: General · Subject: Electronics

Study ADCs, DACs, sampling limits, quantization, clocking, and mixed-signal integrity.

Sampling and Quantization

Conversion Fundamentals

A sampled system must satisfy the Nyquist criterion to avoid aliasing, but practical converters also face aperture jitter, quantization noise, INL, DNL, metastability, and reference noise. The signal chain must be designed as a system, not just a device.

Resolution and Noise

For an ideal NN-bit converter, the quantization step is Δ=VFS2N\Delta = \frac{V_{FS}}{2^N} and the quantization-noise power is often approximated by Δ2/12\Delta^2/12 under uniform-error assumptions. Effective number of bits is reduced by nonidealities such as thermal noise, distortion, and clock jitter.

🔑

System Insight

In high-speed data converters, clock quality can be as important as converter architecture because jitter directly converts input frequency into amplitude error.

What is the main purpose of anti-alias filtering before an ADC?

Write the quantization step size for an ideal NN-bit ADC with full-scale range VFSV_{FS}.

ADC and DAC Architectures

Architectural Tradeoffs

Flash converters offer extreme speed but poor resolution efficiency; successive-approximation ADCs provide an attractive balance of speed and power; pipeline ADCs support high throughput; sigma-delta converters achieve high resolution via oversampling and noise shaping. DACs similarly trade speed, linearity, and glitch energy.

Converter Architecture Tradeoffs

SAR ADC

  • Excellent power efficiency for moderate speeds
  • Widely used in instrumentation and embedded systems
  • Resolution and speed balance are favorable

Sigma-Delta ADC

  • Very high resolution via oversampling
  • Best suited to lower bandwidth signals
  • Uses noise shaping and digital filtering

Which ADC architecture is especially suited to very high-resolution, relatively low-bandwidth measurements?

Name one nonideality that can limit high-speed ADC performance beyond quantization noise.